AMX DESIGN XPRESS V 1.5 - PROGRAMMER GUIDE Guide de l'utilisateur télécharger pdf (Page 57)

Virtex-5 FPGA Integrated Endpoint Block www.xilinx.com 57

UG197 (v1.5) July 22, 2009

Registers

401

2:0

RETRYRAMWRITELATENCY

5:3

RETRYRAMREADLATENCY

17:6

RETRYRAMSIZE

18 Reserved

19 Reserved

20 Reserved

21 Reserved

24:22

TLRAMWRITELATENCY RW

27:25

TLRAMREADLATENCY RW

402

0 Reserved

8:1

TXTSNFTSCOMCLK RW

16:9

TXTSNFTS RW

17 Reserved

20:18

L1EXITLATENCYCOMCLK

23:21

L1EXITLATENCY

26:24

L0SEXITLATENCYCOMCLK

29:27

L0SEXITLATENCY

403

11:0 Reserved

19:12 Reserved

22:20 Reserved

23 Reserved

26:24

LOWPRIORITYVCCOUNT

Table 2-23: Management Control and Status Registers (Continued)

Management

Address (Hex)

MGMTADDR[10:0]

Bit Position Attribute Name

Read Only or

Read Write

1 2 ... 52 53 54 55 56 57 58 59 60 61 62 ... 119 120

Virtex-5 FPGA 1
Integrated Endpoint Block 1
Revision History 3
VC1*, LOWPRIORITYVCCOUNT 4
Table of Contents 5
About This Guide 9
Additional Documentation 10
Additional Support Resources 11
Typographical Conventions 11
Preface: About This Guide 12
Block Overview 13
Memory Requirements 15
Use Models 15
Chapter 2 17
Transaction Layer 18
Data Link Layer 19
Physical Layer 19
Physical Layer Lane Module 20
Clock Frequency 21
Integrated 22
Endpoint Block 22
Transmit 28
Channels 29
Channel Ready 29
Channel Select 29
Transmit Framing 29
Framing Errors 30
DWORD Enables 30
Transmit Handshake 30
UG197_c2_04_030607 31
Receive Framing 32
Receive Handshake 32
UG197_c2_06_111906 34
Management Interface 37
UG197_c2_08_082406 38
Block RAM Interface 40
RX and TX Buffer Capacity 41
Retry Buffer Size 41
Transceiver Interface 42
Power Management Interface 45
Registers 53
Table 2-19: MSI Registers 55
Reserved Registers 56
Chapter 3 63
Chapter 4 65
Configuration Requests 66
Transaction Ordering 67
Interrupt Handling 68
INTERRUPTDISABLE output: 69
Error Detection 70
Error Reporting 74
Message Tags 76
Phantom Function Support 76
Lane Width 77
Lane Reversal 77
Workaround 78
Appendix A 91
TOTALCREDITS attributes are 92
Initial Flow Control Credits 93
Extended Capabilities 94
The offset to the next PCI 105
Contains the offset of 105
UG197 (v1.5) July 22, 2009 108
Glossary 109
Function 112
Hot plug 112
Hot swap 112
Isochronous data transfer 112

Commentaires sur ces manuels

Pas de commentaire

AMX DESIGN XPRESS V 1.5 - PROGRAMMER GUIDE Guide de l'utilisateur Page 57

Commentaires sur ces manuels

Produits connexes et manuels pour Téléviseurs et moniteurs AMX DESIGN XPRESS V 1.5 - PROGRAMMER GUIDE