AMX DESIGN XPRESS V 1.5 - PROGRAMMER GUIDE Guide de l'utilisateur Page 113

  • Télécharger
  • Ajouter à mon manuel
  • Imprimer
  • Page
    / 120
  • Table des matières
  • MARQUE LIVRES
  • Noté. / 5. Basé sur avis des utilisateurs
Vue de la page 112
Virtex-5 FPGA Integrated Endpoint Block www.xilinx.com 113
UG197 (v1.5) July 22, 2009
L
Lane
A set of differentially driven signal lines, one for each direction of data
flow. A 1-lane PCI Express implementation is sometimes referred to as
“x1” (by-1), a 4-lane implementation “x4” (by-4), and so on.
LCRC
Link CRC. A CRC added by the Data Link Layer, that covers the entire
TLP and the sequence number. It is checked by the neighboring
receiver device.
Legacy Interrupt
PCI interrupt delivery using active Low INTA signal.
Link
A communication path between two PCI Express components. A link
consists of one or more lanes.
M
MRd32
Memory Read Request (32-bit).
MRd64
Memory Read Request (64-bit).
MWr32
Memory Write Request (32-bit).
MWr64
Memory Write Request (64-bit).
MSI
Message Signaled Interrupt.
N
Vue de la page 112

Commentaires sur ces manuels

Pas de commentaire